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ABSTRACT
This work investigates new circuits to provide power for the gate drivers of
flying capacitor multi-level (FCML) converters. FCML converters with new
GaN power switches have received increased attention due to their potential
to achieve high conversion efficiency and high power density. However, one of
the major challenges is providing power to its gate drive circuits, as the ter-
minals do not have constant references. The most common existing method
utilizes an isolated DC/DC converter, which is bulky and energy inefficient.
This thesis introduces three new techniques termed cascaded bootstrap, dou-
ble charge pump and gate-driven charge pump. A new power supply circuit
combining the three techniques altogether is developed and used to deliver
the required gate voltage using internally available voltage nodes. The pro-
posed circuit can help shrink the size of the overall converter, and further
increase conversion efficiency. Prototypes have been built to show the func-
tionality and simplicity of the circuit. Experimental results show that the
proposed circuit is up to 3x more power efficient than the current method,
at 1/10 of the cost.
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CHAPTER 1
INTRODUCTION
Electrification has been listed as the greatest engineering achievement of the
20th century by the U.S. National Academy of Engineering [1]. Today, an
emerging second electrical revolution, driven by power electronics, is readily
apparent around us, as all-electric vehicles enter the mass market, light emit-
ting diode (LED) lighting takes over from incandescent lamps, and demand
grows for wind and solar power. With the advancement of power semiconduc-
tor devices, switched-mode power converters have become the key enabler to
perform high-efficiency energy transfer between the original generation and
final use.
There is continued research on two-level switched-mode power supplies
(SMPS). However, trends toward high efficiency, low cost and miniaturization
have reached the point that further improvement becomes increasingly diffi-
cult. Recently, flying capacitor multi-level (FCML) converters have received
increased attention. Because of the unique characteristics of the topology,
which will be discussed in Chapter 2, FCML converters can provide higher
conversion efficiency and higher power density than their conventional two-
level counterparts [2] for many different power applications, such as 400 V
to 48 V DC/DC conversion for data center power delivery, grid-tied inverter
for solar panels and motor drives for electric vehicles.
Although FCML converters have many competitive advantages over two-
level converters, the appropriate hardware implementation of FCML convert-
ers is a more challenging task. One challenge is providing power to the gate
drive circuits of the series-connected switches which have floating grounds.
Since most of the power switches are n-type field-effect transistors, a posi-
tive gate-to-source voltage is required to turn the switch on. In practice, we
need to generate a constant positive voltage difference (e.g., 5 V for GaN
devices) referred to the source terminal of a floating power switch. Notice
that because the source terminal itself is always floating, we cannot directly
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use a ground referenced power supply to provide the required voltage. The
more floating switches there are, the more floating power supplies need to
be provided. This trend becomes more and more difficult as the number of
levels of the FCML converter increases.
One of the most reliable and widely used ways to power a floating gate
driver is to use magnetic-based isolated DC/DC converters. The state-of-the-
art proprietary isoPower technology invented by Analog Devices [3] integrates
an isolated DC/DC converter into a single chip with an on-chip transformer.
Although this is the most compact solution available on the market, the size
of the chip is still significantly larger than the power switch and gate driver
themselves for many low to medium power applications. Additionally, the
poor efficiency (less than 30%) and high bill-of-materials (BOM) cost are also
practical problems that need to be addressed for wide commercial use.
The goal of this research is to solve this problem by designing a new power
supply circuit that achieves the same functionality but can overcome the
current limitations. Based on the above discussions, research on the power
supply circuit of floating gate drivers should target two objectives. The first
is to shrink the size of the power supply circuit and therefore the overall size
of the FCML converter, as currently the isolated power supplies are taking
a great portion of the entire converter space. The second is to improve
the conversion efficiency and lower BOM cost, which are always the major
considerations for applications at commercial scale.
In order to achieve the above two objectives, alternative ways to power
the floating gate drivers are explored. An appropriate method needs to be
simple, compact, efficient and inexpensive. Also, IC-compatible circuit ele-
ments are preferred, as the final goal is to integrate the entire gate driving
solution into one single integrated circuit. Finally, three different techniques
are explored and invented to be suitable candidates. They are named based
on their functionality and similarity to existing well-established techniques.
The names of these three techniques are cascaded bootstrap, double charge
pump and gate-driven charge pump. The details of these techniques will be
given in Chapter 3 and Chapter 4.
The remainder of this thesis is organized as follows. Chapter 2 covers
the background and context of the research, including the key advantages of
FCML converters, the working mechanism of the gate drive circuit, as well
as the existing solutions for powering floating gate drivers. Chapter 3 dis-
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cusses the details of cascaded bootstrap and double charge pump techniques,
including their operating principles, equivalent circuit models and efficiency
analysis. Chapter 4 introduces the technique of gate-driven charge pump,
in a similar manner as Chapter 3. Chapter 5 gives the complete gate drive
power supply solution by combining the three techniques altogether, as well
as the design considerations and operating limitations. The applicability
of powering other types of converters with the proposed techniques is also
briefly mentioned. Chapter 6 presents the experimental results and side-to-
side performance comparison with existing solutions. Finally, conclusions
and future work are discussed in Chapter 7.
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CHAPTER 2
BACKGROUND
2.1 Advantages of FCML Converters
There are two main advantages of FCML converters that allow them to
achieve a higher efficiency and power density than conventional two-level
converters. Firstly, FCML converters enable the use of low voltage switches,
which result in lower cost and higher switching frequency. Secondly, the
FCML converters can have significantly reduced inductor size, which often
dominates the size of a converter. This section explains the origin of these
advantages by briefly comparing the operation of a buck converter and a
FCML buck converter.
2.1.1 Buck Converter
A basic two-level buck converter is shown in Fig. 2.1(a). It has two switches
and a LC filter at the output. It has two operation states. In State 1, S1 is
on and S2 is off, making the switching node Vx the same as Vin. In State 2,
S1 turns off and S2 turns on, shorting Vx to ground. Therefore, the average
Vout is given by DVin, where D is the duty ratio defined as the time of State
1 over the total time of the two states.
Switch stress: One can see that both S1 and S2 have to block the full
input voltage when they are off and have to carry the full output current
when they are on. For a fixed efficiency, the size of a MOSFET gets scaled
by the product of the blocking voltage and the conducted current, and in
this case, it is VinIout.
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Inductor size: The inductor size of a buck converter determines the am-
plitude of the inductor current ripple: a larger ripple allows for a smaller
inductance, but results in higher ac conduction loss and magnetic core loss.
Using periodic steady-state constraint, the inductor size of a buck converter
is given by
Lbuck =
(1− Vout
Vin
)Vout
∆ILfbuck
, (2.1)
where ∆IL is the inductor current ripple and fbuck is the switching frequency
of the converter.
2.1.2 FCML Converter
A simple four-level FCLM converter is shown in Fig. 2.1(b). The switches
operate in a complementary manner. When S1 is on, its corresponding low-
side switch S6 is off, and vice versa. The other high-side switches S2 and S3
have the same switching pattern as S1, but with a 120
◦ and 240◦ phase shift
with respect to S1. In general, for a FCML converter with N levels, there are
(N − 1) pairs of switches, each with an ideal voltage rating of Vin
N−1 . There
are also (N − 2) flying capacitors. All of the high-side switches have a duty
ratio of D, and all of the low-side switches have a duty ratio of 1−D. The
average output voltage is given by DVin. Each adjacent switch turns on and
off with a phase shift of 360
◦
N−1 [2].
(a) A two-level buck converter (b) A four-level FCML converter
Figure 2.1: Comparison between two-level converter and FCML converter
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Switch stress: The product of blocking voltage and conducted current of a
FCML converter is only VinIout/N , which results in better device utilization
than a buck converter. This means that FCML converters can use lower
voltage rated switches, which are able to switch at higher frequency and
have lower Rds,on than the fully rated switches in buck converters. Despite
the fact that the number of switches has been increased, it can be shown
that at large voltage conversion ratios, the sum of the VI products of all
the switches might still be smaller than the case of a buck converter [4].
Interestingly, by reducing the voltage rating of the switches, it is possible
to take advantage of the latest wide-bandgap gallium-nitride power switches.
The commercial product used in this work is called eGaN FET, from Efficient
Power Conversion (EPC). Given the same power ratings, eGaN FETs have
lower Rds,on and lower gate charge than their silicon counterparts, and can
therefore provide better conversion efficiency [5]. Although eGaN FETs can
only handle up to 200 V so far, it is still more than adequate for many higher
voltage applications thanks to the reduced device voltage rating feature of
FCML converters.
Inductor size: Another major advantage of FCML converters is the reduc-
tion in the required output filter inductor size. This can be seen by deriving
the required inductance in the same way for a buck converter [4], which is
given by
LFCMC =
(1− Vout(N−1)
Vin
)Vout
∆ILfFCML(N − 1) , (2.2)
and comparing it with Eqn. 2.1. The inductor size is proportional to the
pulse voltage levels across the inductor and is inversely proportional to the
pulse frequency. In contrast to a conventional buck converter, the pulse-
width modulation (PWM) operation is done between two voltage levels that
are only Vout
N−1 apart, where N is the number of levels. In addition, the ef-
fective pulse frequency seen by the filter inductor is (N − 1)fsw, where fsw
is the switching frequency of each switch. Therefore, the inductor size of
a FCML converter can be significantly smaller than that of a traditional
two-level buck converter with the same design specification. Given that the
passive components take a great portion of the overall space, the reduction of
inductor size can lead to a more compact power converter design with higher
power density.
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Figure 2.2: Schematic of a power switch with its gate driver
2.2 Challenges in Gate Drive Circuit
The invention of power MOSFETs enables the fast growth of power electron-
ics and switched-mode power supplies. Unlike the millions of logic MOSFETs
that are integrated in modern digital integrated circuits, power MOSFETs
are usually large discrete devices that need to carry significant amounts of
current and block up to several hundred volts. The power MOSFET shares
its operating principle with its low-power counterpart, the logic MOSFET.
The turn-on and turn-off operation can be easily achieved by driving the gate
terminal high and low, respectively. However, due to the large physical size
and the resultant gate capacitance, dedicated circuits are used to provide
the high instantaneous current to turn on/off the power MOSFETs at high
frequency.
For a clear illustration of the turn-on procedure of a power MOSFET, the
circuit model of a power MOSFET is shown in Fig. 2.2. The turn-on event of
a power MOSFET can be divided into four intervals as depicted in Fig. 2.3
[6]. In the first internal the input capacitance Cgs is charged from 0 V to the
threshold voltage Vth. Once the gate is charged to Vth, the MOSFET is ready
to carry current. In the second interval, the gate is rising from Vth to the
Miller plateau level. At the gate terminal, current is flowing into the Cgs and
Cgd capacitors just like in the first interval. Entering into the third interval,
the drain voltage starts to fall as there is sufficient gate voltage to carry the
entire load current. All of the gate current available is diverted to charge the
Cgd capacitor to facilitate the rapid voltage change across the drain-to-source
terminals. The last step is to fully enhance the conducting channel of the
MOSFET by applying a higher gate-to-source voltage. This is accomplished
by charging the Cgs and Cgd capacitors. While these capacitors are being
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Figure 2.3: Power MOSFET turn-on time intervals [6]
charged, the drain current is still constant, and the drain-to-source voltage
is slightly decreased as the on-resistance of the device is being reduced. Note
that during the commutation time in the second and third intervals, the
MOSFET has both large drain current and drain-to-source voltage, which
contribute to the undesirable commutation power loss.
As can be seen from Fig. 2.3, the entire switching time is inversely propor-
tional to the current being applied to the gate terminal. In order to achieve
a reasonable switching speed and minimize the switching power loss, a large
gate current is needed. Therefore, a gate drive circuit is required to provide
this current. The implementation of a gate drive circuit is shown in Fig. 2.2,
where an inverter buffer chain is employed as gate driver in between the input
PWM control signal and the gate terminal of power MOSFET.
Although FCML converters have many competitive advantages over two-
level converters, the appropriate hardware implementation of a FCML con-
verter is a more challenging task. One challenge is providing power to the
gate drive circuits of the series-connected switches which have floating source
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terminals. Since most of the power switches are n-type field-effect transis-
tors, a positive gate-to-source voltage is required to turn the switch on. In
practice, we need to generate a constant positive voltage difference (e.g., 5 V
for GaN devices) referred to the source terminal of a floating power switch,
as the power supply for the associated gate drivers. Because the source ter-
minal itself is always floating, we cannot directly use a ground referenced
power supply to provide the required voltage. The more floating switches
there are, the more floating power supplies need to be provided.
2.3 Existing Gate Drive Power Supply Solutions
In principle, all of the floating power supply solutions can be characterized
according to two major categories [7]. The first type is to get the power from
an external ground referenced power supply, then use either charge pump
or isolated DC/DC converter to transfer the power to any floating switches.
The other type is to get the gate drive power from the main power stage of
a converter.
2.3.1 Using External Power
Isolated DC/DC Converter: One of the most reliable and widely used
methods to power a floating power switch is to utilize an isolated power
converter, like the series-stacked MPPT converters in [8]. A circuit schematic
of this method is illustrated in Fig. 2.4. The state-of-the-art proprietary
isoPower technology invented by Analog Devices can be used to integrate
an isolated DC/DC converter into a single chip with an ultra-high frequency
Micro-Electrical-Mechanical Systems (MEMS) transformer. Although this is
a compact integrated solution, the size of the chip is still significantly larger
than the power switch and gate driver to be powered for medium to low
power applications. Furthermore, the efficiency of the integrated isolated
DC/DC converter is relatively low, usually less than 30% [9]. The high
bill-of-materials (BOM) cost is another practical problem that needs to be
addressed for wide commercial use.
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Figure 2.4: A floating power switch powered by isolated DC/DC converter
Charge Pump: Another way to transfer external power to a floating
switch is to use a charge pump circuit. Park and Jahns [10] demonstrated
a transformer-less self-boost charge pump topology that uses a switched-
capacitor network to transfer energy from ground to a floating reference. Its
circuit schematic is shown in Fig. 2.5. It can continuously provide power
to a high-side gate drive circuit, even if the high-side switch is permanently
on. The additional advantages include low parts count and simple control
requirements. However, the major limitation of this topology is that it re-
quires high voltage rating transistors and diodes. The voltage that needs to
be blocked by each device can be as high as the voltage from switch’s source
terminal to ground.
Figure 2.5: A self-boost charge pump for high-side gate drive power supply
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2.3.2 Using Internal Power
Pulsed Linear Regulator: A gate driver unipolar power supply for a
high-side power switch is proposed in [11] by implementing a pulsed linear
regulator in parallel with the main switch that needs to be powered. Its
circuit schematic is shown in Fig. 2.6. The pulsed linear regulator includes
a small capacitor that serves as the floating power supply, and its voltage is
regulated by a zener diode. An auxiliary switch will be turned on to charge
the capacitor by the high dv/dt transient that appears during the ON-OFF
switching transition of the main power switch. Although there is no static
power consumption, the dynamic loss of charging the capacitor is determined
by the resistor divider between the capacitor and the voltage across the main
switch. Since it behaves just like a linear regulator, the method might be
energy inefficient. This kind of operation is also not very reliable because the
pulsed linear regulator will not work properly as the auxiliary switch might
fail to turn on due to variations of parasitic gate capacitance or smaller dv/dt
transients during switching transitions.
Figure 2.6: A power supply circuit based on pulsed linear regulator
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Zener Diode: Another way to power a high-side gate driver can be found
in [12]. This is an inexpensive and non-isolated method to provide floating
power for high power applications. It has already been used in the industry,
and might also be applied to FCML converters. A zener diode in series with
a resistor is connected from the source terminal of a power switch to ground.
Therefore, a negative voltage bias with respect to the source of a power switch
can be established. With this new reference voltage, a 1-to-2 charge pump
circuit can be built to generate the desired gate voltage, which is higher
than the source voltage by one zener voltage. As can be seen in Fig. 2.7,
the charging current of the capacitor flows from the source terminal of the
power switch all the way down to ground. This means that the efficiency of
this power supply circuit is determined by the voltage divider between the
voltage of capacitor C1 and voltage across R. Although the power loss intro-
duced by this lossy power supply circuit might be negligible for high power
applications, it will degrade the overall conversion efficiency too much for
medium to low power applications, where the gate drive power consumption
can represent a non-negligible portion of the overall power processed.
Figure 2.7: A power supply circuit based on zener diode
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CHAPTER 3
MODIFIED BOOTSTRAP METHODS
3.1 Original Bootstrap
As discussed in the previous chapter, the gate drive circuit requires a power
supply unit for its operation. For a two-level converter like that shown in
Fig. 3.2(a), the low-side switch can be easily powered by a ground-referenced
external power supply, as its source terminal is connected to ground. How-
ever, it is much more challenging to power a high-side switch whose source
terminal is floating. One of the most widely used methods to supply power to
the high-side gate drive circuit of a two-level converter is the bootstrap tech-
nique. The schematic of a bootstrap power supply circuit is shown in Fig. 3.1
[13]. An example of hardware implementation of the bootstrap technique can
be found in [14].
Figure 3.1: Schematic of a bootstrap power-supply circuit [13]
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3.1.1 Operation
(a) Charging (b) Discharging
Figure 3.2: Two states of bootstrap power-supply operation
The bootstrap technique has the advantage of being simple and low cost,
and its operation principle is described as follows. For a traditional two-level
converter, when the low-side switch is turned on and the high-side switch is
turned off, as shown in Fig. 3.2(a), the node Vx is pulled down to ground.
The bootstrap capacitor C2 charges through the bootstrap diode Dboot from
power supply Vpwr, and the current flows back to ground through the low-side
switch Q1. When Vx is pulled to a higher voltage by the high-side switch,
C2 floats, the bootstrap diode reverses bias and blocks the rail voltage from
the ground power supply Vpwr, as shown in Fig. 3.2(b). In contrast to a
ground-referenced power supply, the bootstrap technique only requires one
additional diode, which has the same voltage rating of the input voltage. The
charging/discharging process follows the main operation of the converter, and
no external control is required.
Notice that this bootstrap technique cannot be applied to FCML con-
verters, even though a FCML converter can be seen as a string of two-level
converters. Because of the forward voltage drop of a bootstrap diode, the
voltage of floating power supply VBS (e.g., voltage of capacitor C2 in Fig. 3.2)
can never be charged to equal to the voltage of ground power supply Vpwr.
For example, suppose Vpwr is 5 V, and the diode forward voltage drop is
0.5 V, VBS can only be charged to 4.5 V. If we try to do another stage of
bootstrap to the next high-side switch, we will only end up with 4 V, which
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may not be high enough to power the gate drive circuit.
3.1.2 Limitations
The bootstrap circuit has the advantage of being simple and low cost, but
has some limitations. Duty-cycle and on-time are limited by the requirement
to refresh the charge in the bootstrap capacitor, CBoot. On one hand, the
bootstrap capacitor needs to provide all the charge required by the gate drive
circuit, without significant voltage decaying during the discharging process.
On the other hand, the charge loss needs to be refreshed through the boot-
strap diode, which can be seen as a typical RC network. If the duty-cycle
and on-time are not long enough for the bootstrap capacitor to be recharged,
steady-state operation cannot be maintained. As a result, the voltage of the
capacitor will gradually decrease to zero, and the converter will stop working.
The minimum value of a bootstrap capacitor is calculated by Eqn. 3.1. And
the minimum on-time τ depends on the equivalent resistance of bootstrap
diode RBoot, bootstrap capacitance CBoot, and duty cycle D of the switching
device, as shown in Eqn. 3.2. A more formal calculation of the operating
limits of a bootstrap circuit is given in Section 3.4.
Cboot =
QTotal
∆Vboot
(3.1)
τ =
RBoot • CBoot
D
. (3.2)
The other well-known issue of the bootstrap circuit is the possibility of
having negative voltage presented at the source of the high-side MOSFET
during switching operation. The large output inductor tends to keep the load
current constant, even at the deadtime when one switch has been turned off
but the other is not yet turned on. During this time, the load current is
flowing from ground into the inductor, through the body diode of the low-
side switch. Because of the voltage drop of the body diode, the source voltage
of the high-side switch is negative. In this case, the bootstrap capacitor is
charged through a different path, which is the blue loop shown in Fig. 3.1.
Since the power source Vpwr is referred to ground, the maximum voltage built
into the bootstrap capacitor VBS is the sum of Vpwr and the amplitude of
the negative voltage at the source terminal. This is usually undesirable as
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it might degrade the conversion efficiency. However, this fact is unavoidable
for certain converter topologies. As will be shown in the next section, this
fact will be utilized to build a new gate drive circuit.
3.2 Cascaded Bootstrap
As the name implies, the method of cascaded bootstrap is a modified version
of the traditional bootstrap method. It expands the idea of charging a high-
side switch from ground power supply through a bootstrap diode, to charge
any floating switch from its neighboring low-side switch. Similar approaches
were informally used in [15, 16]. Notice that this is not a universally-viable
solution. It has many drawbacks and limitations, which will be discussed in
detail in Section 3.2.2. However, with the benefit of being simple and low-
cost, it is worthwhile to carefully study its properties and find the suitable
applications where it can be employed. Figure. 3.3 shows a four-level FCML
converter driven by the cascaded bootstrap method.
3.2.1 Operation
The operating principle of a cascaded bootstrap can be easily understood
from the self-explaining drawing of Fig. 3.3. The diodes highlighted in red
are the bootstrap diodes used to charge the gate drive circuit from its low-
side switch. It works in exactly the same way as regular bootstrap, but just
expands the method to power a string of switches.
Ideal case:
For instance, when Q2 is turned on, capacitor C3 is connected to capacitor C2.
Therefore capacitor C3 will be charged by capacitor C2 through bootstrap
diode D3. Capacitors C4 to C6 can be charged in the same manner. Since
every switch will be turned on for a certain time in each duty cycle, all of
the bootstrap capacitors can be refreshed in time.
Unfortunately, the operation described above will only work in the ideal
case, in which the forward voltage drop VF of all diodes is zero. Otherwise
16
Figure 3.3: Schematic of a cascaded bootstrap circuit
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one VF will be lost during one stage of bootstrap charging. Finally there will
not be enough gate voltage to turn on a power switch.
Real case:
Based on the above discussion about diode forward drop, it seems that the
cascaded bootstrap method is unlikely to work properly. Interestingly, an
LTspice simulation based on the circuit schematic in Fig. 3.3 shows that
the converter driven by cascaded bootstrap works correctly, with enough
gate drive voltage for all of the switches. The simulation result is shown in
Fig. 3.4. It can be seen from the plot that the floating switches not only do
not suffer from the diode forward voltage drop, but also gain some additional
voltage from their low-side switches. With 5 V input at C1, the voltage of
C2 becomes 5.7 V after bootstrapping. Similarly, C3 is charged to 6.5 V, and
C4 is charged to 7.7 V. From this point, the gate voltage starts to decrease.
Voltage of C5 drops to 6.6 V, and C6 is further dropped to 5.7 V.
Figure 3.4: Simulated gate voltages of a four-level FCML converter
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Given that the simulation is set up correctly, there must exist some other
charging mechanism that compensates for the diode forward voltage drop
and overcharges the capacitor. After careful examination of the diode current
flow in simulation, it turns out that the bootstrap capacitor is charged in a
completely different path during deadtime. Its mechanism is closely related
to the second limitation of traditional bootstrap discussed in Section 3.1.2.
To illustrate this special situation of bootstrap, the inductor current flow
of a buck converter during deadtime is shown in Fig. 3.5. Since the inductor
current cannot change instantaneously, during the deadtime when both of
the switches are off, there must exist a path to keep the inductor current
flowing. As depicted in the plot, the inductor current can only flow through
the body diode of the low-side switch. As a result, the switching node Vx
will be one body diode forward voltage drop lower than ground. The voltage
across the bootstrap capacitor C2 will be
VC2 = Vpwr + VDbody − VDboot. (3.3)
Given that the body diode forward voltage drop Vbody of some types of power
switches like GaN transistor can be as high as 2 V [17], the voltage drop
across the bootstrap diode Vboot can be canceled by this factor, and the
voltage of the bootstrap capacitor can be overcharged to exceed the ground
power supply.
The start-up procedure of cascaded bootstrap is straightforward. The
voltage of gate drive capacitors will be charged up one by one, from bottom to
top. As an example, for the converter shown in Fig. 3.3, with 5 V available at
ground power supply Vpwr , switch Q1 can be turned on, and then bootstrap
capacitor C2 will be charged up. Capacitor C3 will be charged when switch
Q2 is on. All the upper bootstrap capacitors can be gradually charged to
their steady state value in the same way, and the converter will start to
operate properly.
3.2.2 Implementation Constraints
The cascaded bootstrap can be treated as a special corner case of regular
bootstrap operation. Although it might cancel the negative effect of boot-
strap diode forward voltage drop, it does not happen to all switches of a
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Figure 3.5: Inductor current flow during deadtime
FCML converter, and the magnitude of the body diode voltage gain depends
on several different factors. In terms of gate drive power supply circuit,
robustness is the top consideration, as it needs to provide enough voltage
to turn on and turn off the switches in all operating conditions. The cas-
caded bootstrap method should not be applied unless it is confirmed that
the method will work for all conditions, including start-up, light load, heavy
load and shut-down. The factors that affect the performance of cascaded
bootstrap are listed as follows.
Direction of inductor current:
As shown in Fig. 3.4, the bottom four switches benefit from the body diode
voltage gain, and have increased gate voltages compared to their low-side
neighbors. In comparison, the voltages of the top two bootstrap capacitors
gradually decrease without getting any body diode voltage addition. The
reason for this issue is that there is no reverse current flowing through the
body diodes of these two switches during deadtime.
Be reminded that the reason current flows through the body diode of the
switch is to keep the inductor current flowing. For a buck converter or
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a FCML buck converter, the inductor current flows from ground into the
inductor during deadtime, indicating that only the switches in the bottom
half will experience reverse current through body diode. The body diodes of
the switches in the top half will never conduct, even during deadtime. For
this reason, only the bootstrap capacitors of the bottom half switches and the
bootstrap capacitor of the high-side switch that is right above the switching
node (C4 in Fig. 3.3) might benefit from the body diode voltage gain.
The situation of boost converters or FCML boost converters is exactly the
opposite. Since the current always flows out of the inductor and then flows
into the top half switches, only the body diode of these switches will conduct
during deadtime. Therefore only the bootstrap capacitors of the top half
switches will benefit from the body diode voltage gain.
Gate drive power:
The amount of gate drive power transferred through the bootstrap diode will
determine the body diode voltage gain onto the capacitor. This observation
might be a little bit counter-intuitive; therefore, Fig. 3.6 is plotted to explain
the reason behind it.
Recall the inductor current drawing shown in Fig. 3.5. By applying KCL
to the switching node Vx, we can write the current flowing equation during
deadtime as
IL = IC2 + Ibody. (3.4)
This relation is also confirmed in simulation, as shown in the first subplot
of Fig. 3.6. Given fixed inductor current, the larger the capacitor charging
current, the smaller the reverse current flowing through the body diode.
Smaller body diode current also indicates smaller body diode forward drop.
For the cascaded bootstrap method, all of the gate drive power comes
from the ground-referenced power supply Vpwr. As a result, the bootstrap
diode closer to the ground will transfer more charge in each switching cycle.
Alternatively speaking, a bootstrap capacitor closer to the ground will have
larger charging current, and therefore smaller reverse current and smaller
body diode voltage gain. The simulation result in Fig. 3.4 also shows that
the voltage increment between each pair of neighboring capacitors gradually
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Figure 3.6: Simulated inductor current flow during deadtime
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increases from C2 to C4.
However, the voltage gain should not vary by 1 V simply because of the
difference of body diode forward drop. The more important reason can be
observed from Fig. 3.6. The capacitor charging current only appears in the
deadtime, and it is almost a constant value. This means that the charge
transfer between two neighboring capacitors is not completed. The bootstrap
capacitor cannot be charged to its maximum nominal value, determined in
Eqn. 3.3.
Assuming constant charging current during deadtime, the voltage change
of bootstrap capacitor is
∆V =
IC
Cboot
tdead. (3.5)
This equation explains why the bootstrap capacitors closer to the ground
have larger voltage ripple, as shown in Fig. 3.4. Because all the capacitors
have the same capacitance and charging time, the capacitors closer to the
ground need to have larger voltage ripple to transfer more charge in each
switching cycle.
The steady state average voltage on a bootstrap capacitor will reach to
the point that it has enough voltage difference with its “Vin”, so that the
constant capacitor charging current is large enough to provide power to all of
the gate drive circuits above it. Assuming small voltage ripple on bootstrap
capacitor, the constant capacitor charging current can be approximated by
IC =
Vpwr + VDbody − VDboot − VC
RDboot
. (3.6)
This equation explains the reason why a capacitor closer to ground has much
lower average voltage, regardless of the slightly smaller body diode voltage
drop.
Inductor current amplitude:
Based on the current relation shown in Eqn. 3.4, given fixed capacitor charg-
ing current, the larger the inductor current, the larger the reverse current
flowing through the body diode, and therefore the larger the bootstrap ca-
pacitor voltage. Since inductor current is just the load current, a conclusion
can be made that the gate drive voltage will increase as the load power in-
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creases. On the other hand, during start-up or open-circuit situation when
there is no inductor current, no current will flow through the body diode.
This will make the cascaded bootstrap behave like a regular bootstrap with-
out any body diode voltage gain. This is very undesirable as the forward
voltage drop of a bootstrap diode will finally diminish the voltage on upper
bootstrap capacitors.
Length of deadtime:
As shown in Fig. 3.6, the bootstrap capacitor charging process happens dur-
ing the deadtime. This means that a longer deadtime is preferable as it can
increase the charging time. Since the amount of charge transferred in each
cycle is fixed and ∆Q = I∆t, the charging current will decrease and the
average capacitor voltage will increase.
Contradictorily, smaller deadtime is desired for overall power converter
operation. This is because the current flowing through the body diode con-
tributes a lot of power loss and degrades the power conversion efficiency. If
a cascaded bootstrap is chosen for use, careful calculation should be done
to make sure the converter has enough gate drive voltages and acceptable
overall conversion efficiency.
3.2.3 Summary
The key idea of the cascaded bootstrap method is to cancel to the boot-
strap diode’s forward drop by taking advantage of the reverse current flow-
ing through the body diode of power switches during deadtime, so that the
bootstrap method can be cascaded. Ideally, since the forward drop of the
built-in body diode of the power switch is greater than the forward drop of
a discrete bootstrap diode, the capacitor can be charged beyond its input
value.
However, the prerequisite of this method is having enough inductor current.
When the converter is operating at light load without enough output current,
the cascaded bootstrap method will not work. For a similar reason, the start-
up process of cascaded bootstrap might be challenging. A minimum load is
required to generate enough load current to charge the bootstrap capacitors
to the desired value. The average bootstrap capacitor voltage is directly
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proportional to the length of deadtime. An ultra-fast switching converter
with little deadtime like the one in [18] might not benefit much from this
method.
Based on simulations and theoretical calculations, the two switches next
to the switching node can benefit the most from this method, assuming the
topology is a FCML buck converter. Since these two switches are at the end
of the chain of bootstrap diodes, there are no more gate drive circuits they
need to power. With a relatively low capacitor charging current and the
same deadtime, the average bootstrap capacitor voltage will be higher than
that of its low-side neighbors. Last but not least, given the same inductor
current and smaller capacitor charging current, the reverse current flowing
through the body diode of switches is also larger. Greater body diode forward
voltage drop also helps to overcharge the bootstrap capacitor voltage to a
higher value.
3.3 Double Charge Pump
The cascaded bootstrap method discussed in the previous section is a simple
and clean solution. It uses only one diode and does not require any kind of
external control logic. It also has high power transfer efficiency. The only
power loss is the VI loss associated with the forward voltage drop of the
bootstrap diode. However, its operating condition is strictly affected by a
number of factors. The concern of not having enough gate voltage severely
limits the method’s applicability.
The next question is that, as bootstrapping is such a nice way to transfer
power, is there any possibility to generate enough voltage at the end of each
stage, so that bootstrap can be cascaded without any limitations? It turns
out that a simple one-to-two voltage doubler can be built without many
additional components. The two internal switches of the gate driver can
also be used as part of the switching network of the voltage doubler. The
schematic of the voltage doubler utilizing the switches of the gate driver is
shown in Fig. 3.7. This circuit can be treated as a simple switched-capacitor
(SC) converter. It only requires two diodes and two capacitors. No control
signals are needed. This circuit is called a double charge pump, in order to
be consistent with another gate drive power supply circuit to be introduced
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Figure 3.7: Schematic of a double charge pump circuit
in Chapter 4.
3.3.1 Operation
As discussed in Chapter 2, the gate driver consists of an inverter buffer
chain to source/sink a large amount of current to/from the gate of the power
switch. When the gate signal is high, the high-side switch of the gate driver
is turned on to establish a low-resistance path from power source to the gate.
Alternatively, when the gate signal is low, the low-side switch of the gate
driver is turned on, so that the gate can be quickly discharged to ground
through this low-resistance path.
From the perspective of a power electronics engineer, the gate driver can
also be modeled as a pair of half-bridge switches connected between the
source terminal of the power switch and a power supply with the voltage
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that can fully enhance the gate. The gate terminal is named HO in Fig. 3.7.
It can be treated as the center terminal of a pair of MOSFETs with low on-
resistance, so that the node HO can be quickly switched between the input
voltage VCboot and the ground.
The double charge pump has two operation states. In the first state, the
gate terminal HO is tied to ground, so that C1 is charged to VCboot through
diode D1. In the other state, the gate terminal HO is tied to the input power
supply Cboot. So that diode D1 is reverse biased, and Cout is charged by the
series combination of C1 and Cboot through diode D2. The output voltage of
this double charge pump will be
VCout = 2VCboot − VD1 − VD2. (3.7)
This equation is valid for a converter with slow switching speed such that
charge transfer between capacitors is completed within in each duty cycle,
and C1 and Cout have been charged to their maximum nominal value. If a
converter has faster switching speed, the capacitor charge transfer might not
be fully completed and Eqn. 3.7 is no longer valid.
The operation of the double charge pump is simulated in LTspice, and the
result is shown in Fig. 3.8. The switching frequency is 200 kHz, the input
voltage is 5 V and the load current is 100 mA. It can be seen that both of the
diodes have a forward voltage drop around 350 mV. Based on the analysis of
complete capacitor charge transfer, C1 should be charged to around 4.65 V.
However, as can be seen from the plot, the average voltage of C1 is only 4.45
V. A similar observation can be made at the output capacitor. VCout is only
charged to 8.245 V in steady state, which is lower than the value predicted
in Eqn. 3.7.
The reason for this is that as the switching speed increases, the converter
already switches to the other state before capacitor charge transfer is com-
pleted. The output capacitor current flow shown in the simulation plot can
help explain the theory very well. When the diode D2 is reverse biased, all
of the 100 mA output current comes from the output capacitor, so that ICout
is -100 mA. When D2 conducts, Cout is charged by the series combination
of C1 and Cout. Notice that the charging current ICout is almost a flat line
around 100 mA. For an RC charging network with complete charge transfer,
the current should have an exponential shape and finally decays to zero. The
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simulation in Fig. 3.8 signifies that the converter is switching too fast such
that charge transfer is not completed between capacitors.
In this kind of situation, the output voltage is no longer solely dependent
on the input voltage and diode forward voltage drop. Instead, the converter
switching frequency and amplitude of load current also need to be taken into
account. The more comprehensive analysis of this situation will be given in
section 3.4.
3.3.2 Implementation Constraints
Relation with cascaded bootstrap:
As can be seen from the simulation, the double charge pump can only output
8.245 V with 100 mA load current, even though the nominal output voltage
should be as high as 10 V. This is mainly due to the high equivalent resistance
of the diode. This result might be disappointing for power converter designs,
but it does not matter for a gate drive power supply circuit.
Be reminded that the reason to build the double charge pump around
the gate driver is to have enough voltage to be bootstrapped to next stage.
After bootstrapping to the next stage, the voltage has to be regulated to the
desired gate voltage again, which is 5 V in the simulation. The regulation
can be achieved with a low drop-out (LDO) linear regulator or a zener diode.
The operation of a double charge pump can be summarized as follows. For
any given stage of a FCML converter, with 5 V bootstrap capacitor voltage,
the double charge pump circuit utilizes the switching behavior of the gate
driver to generate a higher voltage (10 V nominal voltage), so that bootstrap
operation can be done to transfer charge to the next level, without concern
about the diode’s forward drop. Regardless of the voltage loss in the double
charge pump or the bootstrap diode’s forward drop, the gate voltage has to
be regulated back to 5 V again, since higher gate voltage could damage the
transistor, depending on the maximum gate voltage rating.
Efficiency and limits:
Ideally this operation can be used repeatedly to power a FCML converter
with any number of levels. In practice it is impossible to do so for the follow-
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Figure 3.8: Simulation of double charge pump
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ing two reasons. First, this operation is lossy, with only 50% efficiency. With
double charge pump, the nominal voltage is converted to 10 V. Nevertheless,
this voltage has to be regulated to 5 V again in a resistive way, no mat-
ter whether the “resistor” is the equivalent output resistance of the double
charge pump, the bootstrap diode’s forward drop or the LDO. Alternatively
speaking, the efficiency of the combination of a double charge pump and a
linear regulator is always 50%. This also indicates that the efficiency of the
nth double charge pump operation will be
η = (
1
2
)
n
. (3.8)
The second reason is that, even if efficiency is not a consideration, the
output voltage of the double charge pump will continue to decrease as the
average load current increases. As can be seen from the simulation, the
output voltage is 8.245 V with 100 mA load current. If the load current
continues to increase, the voltage might decrease further. When the output
voltage is down to 5 V, the bootstrap operation will be impossible because of
the forward voltage drop of the bootstrap diode. The operation limit of this
method is to have at least 6 V out of the double charge pump, assuming the
bootstrap diode has a maximum forward drop of 1 V. Further increase the
load current of the double charge pump will lead to insufficient gate voltage
at the next stage. A formal equivalent circuit model of a double charge pump,
relating the actual output voltage with the amplitude of the load current,
will be given in the next section.
Effects on power switches:
Since the double charge pump utilizes the switches of the gate driver and
the capacitor C1 is directly connected to the gate terminal of the power
transistor, the effects of a double charge pump on the normal operation of
a power transistor have to be understood thoroughly. From the simulation
shown in Fig. 3.8, we know that diode D1 will not conduct until the input is
one diode forward drop greater than the voltage of C1. In this case, C1 is tied
to the gate terminal of the power transistor, which means that the charging
current supplied by the gate driver will not be diverted to charge C1 until the
gate reaches 4.8 V. As the typical threshold voltage of a power transistor is
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around 2 V, 4.8 V is already more than enough to fully enhance the switch.
Therefore the addition of a double charge pump to the gate will not slow
down the switching operation of the transistor, and should not degrade the
conversion efficiency of the power converter. Another interesting effect is the
gate resistor. Many converters have a gate resistor tied between gate driver
and the gate of the power transistor. It is mainly used to slow down the
turn-on speed of the transistor to mitigate ringing effects. So the question
is: Which side of the gate resistor should the double charge pump be tied
to? It turns out that the decision will affect the operation of the gate drive
circuit slightly. The discussion of this topic will be given in another similar
scenario in Section 4.1.4.
3.4 Equivalent Circuit Models and Efficiency Analysis
The previous sections introduced the operating principles and the practical
limitations of the proposed gate drive power supply circuits in a qualitative
way. It should be of interest to many readers to understand the performance
of the proposed circuits in a more formal way with quantitative calculations
derived from a more generalized equivalent circuit model. This section uti-
lizes the well established analysis method introduced in [19] to model the
proposed double charge pump circuit, and then evaluate its efficiency and
performance limitations based on the equivalent circuit model.
3.4.1 Analysis Method
The pioneering work in [19] develops an analysis method that fully determines
a switched-capacitor DC/DC converter’s steady state performance through
the evaluation of its output impedance. The model of an idealized SC con-
verter is shown in Fig. 3.9. The transformer in the dashed box models a
converter that provides a 1:n ideal conversion ratio under no load condition.
All of the conversion losses are manifested by voltage drop associated with
non-zero load current through the output impedance.
With this simple yet powerful model, designers can easily evaluate the
performance of any SC converter, including the maximum power that can be
extracted, the open-loop load regulation as well as the optimized operating
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Figure 3.9: Model of an idealized switched-capacitor converter
frequency and component parameters.
There are two asymptotic limits to output impedance. It is frequency
dependent at slow switching frequencies due to the effect of capacitor utiliza-
tion, which is known as the slow switching limit (SSL). When high switching
frequencies are used, the capacitor utilization effect becomes negligible and
the output resistance is limited by the parasitic resistances in the compo-
nents. This is called the fast switching limit (FSL).
Slow-switching limit impedance:
The SSL impedance is calculated assuming that the switches and all other
conductive interconnects are ideal, and that the currents flowing between
input and output sources and capacitors are impulsive, modeled as charge
transfers [19]. The SSL impedance is inversely proportional to switching
frequency.
Fundamentally, the SSL power loss is the result of charging/discharging a
capacitor with a constant voltage source or another capacitor, as illustrated in
Figure 3.10: Capacitor charged by another capacitor
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Fig. 3.10. When the switch closes, since the capacitor voltage cannot change
instantaneously, the mismatch of the initial capacitor voltages will be present
across the series resistor in the form of a large impulse current, leading to an
I2R loss. The power loss incurred for complete charge redistribution can be
calculated, and is given by
Ploss =
1
4
C∆V 2(t=0)fsw (3.9)
assuming C = C1 = C2. This equation is valid provided that the duration of
each phase is much larger than the time constant of the circuit, i.e., in a SSL
region of operation. As can be seen, this power loss does not depend on the
on-resistance of the switch or the ESR of the capacitor. Instead, it depends
on the initial voltage difference between the capacitors.
Assuming this is a periodic operation, then the capacitor voltage difference
is due to the charge transfer in the previous cycle, and thus is due to the
charge drawn by the load. Intuitively, either a larger capacitor value or a
faster switching frequency can help decrease this capacitor voltage difference
and therefore decrease the power loss in the capacitor charging/discharging
process. Since in the model shown in Fig. 3.9, all of the power loss is included
in the output resistance RO, we can derive the relation that
RO ∝ 1
fsw
,
1
Cfly
. (3.10)
Fast-switching limit impedance:
The FSL occurs at high switching frequency, when the resistances associated
with switches, capacitors and interconnects dominate, and the capacitors act
as fixed voltage sources. In the FSL, the switch on-state impedances and
other resistances are sufficiently large that during each phase, the capaci-
tors do not approach equilibrium, and current flow occurs in a frequency-
independent piecewise constant pattern. The simulation shown in Fig. 3.8
is a good example showing the double charge pump operating at the lower
boundary of FSL, as the current is a relatively constant value with minor
slope. Since the on-state resistance of switches and other parasitic resistances
are relatively independent of frequency, the output resistance RO is usually
a constant value at FSL. A typical relationship between output impedance
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Figure 3.11: Output impedance of a typical SC converter [20]
RO and converter switching frequency is shown in Fig. 3.11 [20]. The output
impedance at the intersection of SSL and FSL is modeled as the geometric
mean of RSSL and RFSL.
Since output resistance is directly related to the converter efficiency and
available maximum power, it is therefore desirable to make the output re-
sistance as small as possible. Based on the plot shown in Fig. 3.11, the
best operating frequency of the converter lies at the intersection of SSL and
FSL. The reason is that at this region, the converter has approximately the
smallest possible output resistance, while continuing to increase the switching
frequency might not further lower the output impedance but will increase the
transistor switching loss. An innovative technique called soft-charging can
help improve SC converters’ efficiency by pushing FSL to a lower switching
frequency [21, 22, 23]. However, this technique is beyond the scope of the
double charge pump circuit as it will add too much complexity to the design.
3.4.2 Analysis of Double Charge Pump Circuit
From the discussion in the previous section, we know that the operating
limit of a double charge pump is to have an output voltage that is one
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bootstrap diode’s forward drop higher than the required gate voltage, such
that bootstrap operation can continue. Since load current can be calculated
based on the power consumption of the gate drive circuit, we can get the
actual output voltage of a double charge pump circuit once we know its
equivalent output resistance. Furthermore, with equivalent output resistance,
we can also calculate the power supply circuit’s efficiency and its operating
region (SSL/FSL) at given switching frequency.
The double charge pump circuit can be seen as a type of SC converter,
because it uses one capacitor as the intermediate source to transfer energy
between input and output. Furthermore, the simple bootstrap circuit shown
in Fig. 3.13(a) can also be treated as a SC converter with a conversion ratio
of one. In this section, the double charge pump circuit is analyzed with the
method described in [19]. The bootstrap circuit can be analyzed in the same
way, but will not be included here.
Charge flow analysis:
The charge multiplier vectors can be uniquely computed using Kirchhoff’s
current law (KCL) constraints in each topological phase and the constraint
that the two charge multiplier quantities on each capacitor are equal and
opposite. The current flow of a double charge pump in the two phases is
shown in Fig. 3.12. This is a very simple SC network for which the charge
multiplier vector can be obtained by inspection. In phase 1, charge q is
transferred from Vin to C. Since the average charge flowing into a capacitor
in steady state must be zero, the same charge q will flow from C into Cout
in phase 2. The converter conversion ratio can be determined by the charge
flow ratio of input and output. In this case qin
qout
= −2 indicates that the
nominal output voltage is twice the input.
The charge multiplier vector is found to be
a1 =
[
0 1 −1
]
(3.11)
a2 =
[
1 −1 −1
]
. (3.12)
Since there is only one capacitor in a double charge pump circuit, and its
corresponding charge multiplier is one, the output impedance of the double
35
(a) Phase 1 (b) Phase 2
Figure 3.12: Charge flow in double charge pump
charge pump at slow switching limit is calculated to be
RSSL =
∑
i
(ac,i)
2
Cifsw
=
1
Cfsw
. (3.13)
The duty cycle of the converter is important when considering the FSL
impedance since currents flow during the entirety of each phase. For the
following analysis, a duty cycle of 50% is assumed for simplicity. The vector
describing the current flow through switches is found to be
ar =
[
1 1 1 1
]
(3.14)
and the equation of output impedance at FSL is
RFSL = 2
∑
i
Ri(ar,i)
2. (3.15)
This equation is derived in [19] with the assumption that the switches have
constant on-state resistance. While this is true for transistors, the equivalent
resistance of diodes is not constant, but a function of current. This means
that Eqn. 3.15 cannot be used if switches are diodes. In order to calculate the
RFSL of a SC converter with diodes, it is crucial to come up with a method
to model the equivalent on-state resistance of a diode.
The most commonly used equivalent model of a diode is shown in Fig. 3.13(b),
with a constant voltage drop VF and a constant on-state resistance R. Thus
the total loss associated with the diode is
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(a) Model of bootstrap circuit (b) Equivalent model of a diode
Figure 3.13: Schematic of a bootstrap circuit
Pdiode = VF I + I
2R. (3.16)
Assuming the total loss associated with the diode is Pdiode = I
2Req, then
the equivalent resistance of the diode is
Req = Pdiode/I
2 (3.17)
= (VF I + I
2R)/I2
= VF/I +R.
This is a very interesting result. It indicates that the power loss equiva-
lent output resistance of a SC converter implemented with didoes is not a
constant value at FSL. Instead, RFSL depends on the amplitude of the load
current. Based on Eqn. 3.17, the VF/I term will decrease as current increases.
Additionally, the R term in the equation will also decrease slightly as cur-
rent increases. This is because the diode I-V curve has an exponential shape,
where the slope 1/R will increase with current. The larger the current, the
more accurate this model will be. Overall speaking, for a given SC converter
implemented with diodes, its output impedance at FSL is inversely related
to load current. Notice that this conclusion is based on a number of approx-
imations, including the simplified diode equivalent model, the ignorance of
diode reverse recovery loss and other parasitic effects. The result is not as
trustworthy as that derived in [19]. More comprehensive diode equivalent
resistance analysis should be done in the future.
In order to better understand the relation between RFSL and diode current,
a test circuit is constructed in LTspice. The circuit schematic is shown in
Fig. 3.14. A detailed diode model is downloaded from the manufacture’s
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Figure 3.14: Schematic of a double charge pump test circuit
website to make the simulation as realistic as possible. The on-resistance
values of the two switches Q1 and Q2 are set carefully to emulate Texas
Instruments’s LM5113, a well-known 5 V gate driver.
Typically, the method of measuring equivalent Thevenin resistance of a
circuit is shorting the input voltage source, and then applying a 1 V test
voltage source at the output. The Thevenin resistance of the circuit can
be easily measured to be Rth = 1 V/Itest. However, this method cannot be
applied to the double charge pump circuit. The reason is that a diode is a kind
of unidirectional conducting device, and it will block all the testing current
flowing from the output. This will result in infinite Thevenin resistance.
The method used to simulate the output resistance is as follows. A 5 V
voltage source is used as the input power supply. A constant current load
is applied at the output, labeled as Itest in Fig. 3.14. The output resistance
can be calculated by
RO = (Vout,nominal − Vout,actual)/Itest (3.18)
= (10 V − Vout,actual)/Itest.
By sweeping the switching frequency of switches Q1 and Q2, we can get
a plot of output resistance versus switching frequency. Based on the above
derivations, the output resistance should have two operating regions. At
SSL, RO is inversely proportional to the switching frequency. At FSL, RO
should be a constant value related to the load current. The plot should look
similar to Fig. 3.11. To further examine the relation between RFSL and load
current, multiple frequency sweeps can be done with respect to different load
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currents. The simulated output resistance of the double charge pump circuit
is plotted in Fig. 3.15.
A lot of useful information can be extracted from Fig. 3.15. First, the plot
confirms that the output resistance at FSL is dependent on the load cur-
rent. RFSL will decrease as Iload increases, and the rate of change is inversely
proportional to the load current. The limit of RFSL of a diode-based SC
converter can be determined by replacing the diodes with MOSFETs, whose
on-state resistance is the same as the R defined in the diode’s equivalent
model shown in Fig. 3.13(b). Furthermore, Fig. 3.16 compares the output
impedance of a double charge pump versus load current based on different
switching device choices. The simulation is completed with a switching fre-
quency of 1 MHz, which is considered to be fast enough to keep the double
charge pump in the FSL region. While the RO of the diode decays exponen-
tially with respect to load current, the RO of MOSFET is a constant value,
which sets the limit of the diode.
Another observation derived from Fig. 3.15 is that the double charge pump
enters the FSL region at a relatively low switching frequency. The output
impedance is almost a flat line for frequency greater than 100 kHz, regardless
of the load current. This is because a diode usually has significantly larger
equivalent resistance than a MOSFET. Since most of the FCML converters
switch faster than 100 kHz, we can draw the conclusion that the double
charge pump to be used is most likely to operate at FSL.
This result also indicates that the power we can extract from the double
charge pump circuit is almost independent of switching frequency. The higher
the switching frequency, the more stress the double charge pump has to
withstand. Its output voltage and conversion efficiency can be calculated to
be
Vout = 10 V − IloadRO (3.19)
η =
Vout
10 V
. (3.20)
Assuming RO is a relatively constant value, the output voltage of the
double charge pump decays linearly with respect to the load current. The
circuit will reach its operating limit when the output voltage is only one
bootstrap diode’s forward drop greater than 5 V. Further increasing the load
current will lead to insufficient gate voltage at the next level.
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Figure 3.15: Output impedance of double charge pump
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Figure 3.16: Simulated output impedance versus load current at FSL
Figure. 3.17 compares the efficiency of the double charge pump circuit
implemented with diodes and MOSFETs. The diodes have a forward voltage
drop of 0.6 V and a series resistance of 1 Ω. The MOSFETs have an on-
state resistance of 4 Ω, which is a typical value of the widely used 2N7002
N-channel MOSFET [24]. At very light load, the MOSFET has significantly
higher efficiency than the diode. In practice, the load current will not be as
low as 1 mA. Therefore over the normal operating range, the efficiency of the
diode based solution is about 5% lower than the MOSFET counterpart, and
the difference becomes smaller as load current increases. This is an acceptable
result considering the simplicity of using a diode over a MOSFET. However,
a MOSFET based double charge pump circuit has higher operating limit,
because the output voltage drops to the minimum acceptable point at higher
load current.
3.5 Selection of Diodes
The beauty of the proposed cascaded bootstrap and double charge pump
methods is that only diodes and capacitors are used. The implementation
is much easier than the use of MOSFETs, which require gate drive circuits,
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Figure 3.17: Efficiency comparison between diode and MOSFET
control signals, level shifters and other surrounding parts.
The selection of a diode is first based on the voltage rating. The rating of
the diode in cascaded bootstrap is equal to the rating of the power switch it
is tied to. For instance, the anode of D3 in Fig. 3.3 is tied to the positive side
of C2, and the cathode of D3 is tied to the positive side of C3. The voltage
difference across the two capacitors is equal to the drain-to-source voltage
of transistor Q2. The voltage rating of the diodes used in a double charge
pump circuit can be derived in a similar way. Each of them only needs to
block the input voltage, which is 5 V in the example. This means that a
very small Schottky diode with low forward drop can be used to improve the
performance of the power supply circuit.
Since FCML converters can switch very fast, the diode reverse recovery loss
is another important factor to be considered. A large reverse recovery current
is drawn from the bootstrap capacitor back to the diode during the diode
turn-off process. This will not only degrade the efficiency but also lower the
average voltage on the bootstrap capacitor. Given the same forward voltage
drop, an ultra-fast diode with low reverse recovery loss should be chosen.
In general, paralleling two discrete diodes will not help reduce the forward
voltage drop. Because of manufacturing differences, one diode will conduct
more current than the other. Once this diode becomes hotter, its equivalent
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resistance will decrease and therefore conduct more current. This positive
feedback mechanism will make sure all of the current is carried by one diode,
regardless of how many diodes are paralleled. However, if the two diodes are
thermally coupled properly, by either sharing the same silicon substrate or
tying to a common heatsink, they can share current reasonably well.
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CHAPTER 4
GATE-DRIVEN CHARGE PUMP METHOD
Because of the fundamental limitations, the cascaded bootstrap method in-
troduced in Chapter 3 can only provide power to half of the switches in
a FCML converter, i.e. the switches in the bottom half of a FCML buck
converter. The double charge pump method overcomes the limitations, and
is supposed to be able to provide power to all of the switches in a FCML
converter with any number of levels. Nevertheless, the efficiency of dou-
ble charge pump operation is approximately (1
2
)n, where n is the number of
times the double charge pump is used. The poor efficiency makes the double
charge pump less favorable if other methods are available. In this chapter,
another gate drive power supply method called gate-driven charge pump is
introduced. It has simple structure and high operation efficiency, and can be
used to power the switches in the top half of a FCML converter. Another
benefit of gate-driven charge pump is that it can be combined with cascaded
bootstrap and double charge as a complete gate drive power supply solution
for FCML converters.
4.1 Operation Principles
4.1.1 Basic operation
Gate-driven charge pump provides a completely new method to power the
gate drive circuit of the switches in the upper half of a FCML converter, by
utilizing the built-in flying capacitors. Instead of transferring power between
neighboring switches through a bootstrap diode, the power of the gate-driven
charge pump comes from a low-side switch. The low-side switch and the
high-side switch to be powered have a flying capacitor connected in between
them.
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(a) State 1 (b) State 2
Figure 4.1: Schematic of a gate-driven charge pump circuit
The schematic of a gate-driven charge pump circuit is shown in Fig. 4.1. In
this example, the capacitor to be charged is C5. The assumption that has to
be made first is that capacitor C3 is properly powered, by either bootstrap
method or an isolated dc/dc power supply. In order to use C3 to charge
C5, one capacitor Cboot and two diodes D1 and D2 are needed. The positive
side of Cboot is connected to the positive side of Cfly through diode D2. The
negative side of Cboot is connected to the gate of switch Q3. When Q3 is off,
its gate is pulled low to its source. As a result, the voltage of Cboot will be
charged to equal to the voltage of Cfly minus the forward drop of D2. This
scenario is shown in Fig. 4.1(a). In the other state, when Q3 is turned on by
pulling its gate high, Cboot is actually connected to C3 through the pull-up
transistor inside gate driver GD3. Assuming C3 has a fixed voltage of 5 V,
then the voltage at the positive side of Cboot will also be 5 V higher than
its value in state 1. Thus D2 will be reverse biased, and D1 will start to
conduct. C5 can therefore be charged through the loop highlighted in red in
Fig. 4.1(b). The final voltage of C5 will be
VC5 = VC3 − VD1 − VD2. (4.1)
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Notice that two diode forward voltage drops are lost during this gate-
driven charge pump operation. However, the effect of this voltage loss is not
as severe as the voltage loss in cascaded bootstrap. Firstly, the gate-driven
charge pump operation only happens between a low-side switch and a high-
side switch. The capacitor being charged, like C5 in this example, does not
need to charge another capacitor. This means that the voltage loss will not
continue to increase with the number of levels, as in the case of cascaded
bootstrap. Secondly, since the two diodes added to the circuit, D1 and D2,
only need to block the voltage of capacitor C5, very small Schottky diodes
with low forward drop can be used. Experimental result shows that the
forward voltage drop of a Schottky diode with 10 V rating can be as small
as 0.2 V. This indicates that only 0.4 V is lost during the gate-driven charge
pump operation.
4.1.2 Practical Operation
A four-level FCML buck converter powered by the proposed gate-driven
charge pump is simulated in LTspice. The circuit schematic is the same
as that shown in Fig. 4.1. The simulation result is plotted in Fig. 4.2. Notice
that the average voltage of capacitor C5 is about 6.42 V, even though C3
only has a voltage of 4 V. Recall that Eqn. 4.1 predicts that two diode for-
ward voltage drops will be lost during gate-driven charge pump operation.
Nevertheless, simulation result shows that the voltage of C5 is even 2.4 V
higher than the voltage of C3. This is an exciting result, because it means
that it might be possible to not lose any voltage through gate-driven charge
pump. Thus there is no need to worry about insufficient gate voltage when
using this method. In fact, the working mechanism behind this phenomenon
can be easily understood by observing the simulation result.
It can be seen from the second subplot of Fig. 4.2 that the voltage across
the flying capacitor is not a constant value. Instead, it has a relatively large
ripple of 4 V in steady state. The amplitude of this ripple is proportional to
the energy transferred through the flying capacitor in each duty cycle. Al-
ternatively speaking, the larger the load current, the larger the ripple across
the flying capacitor.
When the gate of switch Q3 is pulled low, Cfly starts to charge Cboot. Notice
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Figure 4.2: Simulation of a gate-driven charge pump circuit
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that at this time the voltage of Cfly is at its maximum value. Therefore
Cboot is approximately charged to the highest voltage of Cfly minus one diode
forward drop. Interestingly, at the time when the gate of Q3 goes high and
C3 starts to charge C5, the voltage of Cfly is at its minimum value. As a
result, the voltage change seen by C5 is the sum of VC3 and the switching
ripple of Cfly. The actual voltage of C5 will be charged to
VC5 = VC3 − VD1 − VD2 + ∆VCfly ,pk−pk, (4.2)
assuming the duty cycle is long enough. This result means that it might be
possible to naturally cancel the diode forward drop with the switching ripple
on flying capacitors. Although the switching ripple depends on the size of
flying capacitor and the amplitude of load current, having a ripple as small as
1 V should be enough for the gate-driven charge pump to cancel its diodes’
forward voltage drop, and make sure the capacitor has enough voltage to
power the gate drive circuit of a high-side switch in a FCML converter.
4.1.3 Start-up Operation
Start-up could be a challenging problem for many power converters. It is
therefore crucial to make sure the gate-driven charge pump circuit can suc-
cessfully start up without any issues. Intuitively, a start-up circuit might be
needed to precharge Cfly, because the proposed circuit may not be able to
start up itself as there is no voltage across Cfly before the converter starts to
operate properly.
Interestingly, LTspice simulation shows that the gate-driven charge pump
can start up itself, even without input power supply. The simulation is con-
ducted by setting Vin equal to zero, and applying 5 V to the gate drive
circuit of the bottom switch. The switches in the bottom half are powered
by cascaded bootstrap, and the switches in the upper half are powered by
gate-driven charge pump. As can be seen from the first subplot in Fig. 4.3,
capacitor C3 only has a voltage of 4.2 V. This result signifies that the method
of cascaded bootstrap has problem during start-up. However, the main pur-
pose of this simulation is to test the start-up capability of gate-driven charge
pump. The last subplot of Fig. 4.3 shows that the voltage of capacitor C5 can
be slowly ramped up with a very low parasitic current flowing through Cboot.
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Figure 4.3: Simulation of start-up operation
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It means that the gate-driven charge pump circuit should be able to achieve
self-start-up without any problems. This and other behaviors discussed in
this chapter are all experimentally verified with hardware prototypes, which
will be shown in Chapter 6.
Notice that during start-up, the gate-driven charge pump still works in
the same way as described in Section 4.1.1. While the voltage across Cfly is
approximately zero, VCboot is about -300 mV, which is still one diode forward
drop lower than Cfly. It indicates that the current still flows from Cfly to
Cboot when the gate is low, even if there is no voltage across Cfly.
A more theoretical explanation of the start-up operation is as follows. The
gate driver of Q3 can be seen as a square wave AC voltage source, as it
continuously switches between high and low. The capacitors Cboot and Cfly
have an impedance of 1
jωC
, where ω is the switching frequency of the gate
driver. As can be seen from the simulation, a parasitic charging current
around 5 mA can still flow across the capacitors. Since Kirchhoff’s voltage
law (KVL) still holds during start-up, the voltage of capacitor C5 will still
be gradually charged to the value determined by Eqn. 4.1, regardless of the
small current and low voltage across Cfly.
4.1.4 Potential Effects on Power Switches
Since the gate-driven charge pump utilizes the gate terminal of the power
switch to transfer energy, a commonly asked question is whether the gate-
driven charge pump circuit will affect the normal operation of the corre-
sponding power switch. The potential effects include but are not limited to
degradation of conversion efficiency, voltage unbalancing across flying capac-
itors and large ringing during switching.
Typically a gate resistor is connected in between the gate driver and the
gate terminal of power switch. It is used to slow down the switching speed
of the transistor and limit the drain-to-source voltage ringing. When using
a gate-driven charge pump, an important decision one has to make is which
side of the gate resistor the capacitor Cboot should be connected to. The
simulation result shown in Fig. 4.4 compares the performance of the two
choices.
When Cboot is connected to the gate driver side of the gate resistor, a large
50
Figure 4.4: Potential effects on power switches
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impulse current is present immediately after the gate driver is pulled high.
This current is used to charge capacitor C5. Since the pull-up transistor
inside the gate driver also has a certain value of on-state resistance, the large
impulse current will decrease the equivalent “gate drive voltage” seen by the
gate resistor and power switch. As a result, the turn-on speed of the power
switch will be slowed down. The simulation result of this scenario is shown
in the left three plots of Fig. 4.4. To mitigate the effect to the power switch,
a gate resistor with smaller value can be used.
When Cboot is connected to the power switch side of the gate resistor, the
charging process of C5 will not start until the gate voltage reaches
VGate = VCfly + VC5 − VCboot − VD1, (4.3)
which is typically a value close to 5 V. This means that the power switch
is already fully enhanced when C3 starts to charge C5. Since the capacitor
charging current needs to go through the gate resistor, the amplitude of the
charging current will be smaller. As can be seen from the three plots on
the right side of Fig. 4.4, the charging current is almost a flat line, and its
amplitude is only one fourth of the previous case. The average voltage of C5
is also slightly smaller, and will continue to decrease as switching frequency
increases. Nevertheless, this kind of connection has almost no effect on the
regular operation of the power switch. The turn-on speed of the power switch
is significantly faster than the case shown on the left side of Fig. 4.4.
4.2 Equivalent Circuit Models and Efficiency Analysis
Since the gate-driven charge pump circuit uses Cboot and Cfly as intermediate
sources to transfer charge from bottom capacitor C3 to top capacitor C5, the
whole circuit can also be modeled as a SC converter with a conversion ratio
of one. Therefore the performance of the gate-driven charge pump can be
evaluated with the method introduced in [19], which has already been applied
in Section 3.4.
The equivalent circuit model of the gate-driven charge pump is plotted in
Fig. 4.5. It can be clearly seen that although Cfly and Cboot are involved
in the charging/discharging process, the average charges flowing into/out of
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them are zero in each cycle. All of the energy used to charge C5 comes from
C3. The purpose of having Cfly and Cboot is to level-shift the voltage reference
from one to another.
(a) State 1 (b) State 2
Figure 4.5: Charge flow in gate-driven charge pump
In order to find the equivalent output impedance of the circuit, the charge
multiplier vector of gate-driven charge pump is found to be
a1 =
[
0 1 −1 0
]
(4.4)
a2 =
[
1 −1 1 −1
]
. (4.5)
Then, the circuit’s output impedance at slow switching limit is calculated
to be
RSSL =
∑
i
(ac,i)
2
Cifsw
=
1
Cflyfsw
+
1
Cbootfsw
. (4.6)
The output impedance at SSL will decrease as Cboot increases.
In order to calculate RFSL, the current flow vector of switches is found to
be
ar =
[
1 1 1 1
]
. (4.7)
If a duty cycle of 50% is assumed for simplicity, the equation of output
impedance at FSL will be
RFSL = 2
∑
i
Ri(ar,i)
2. (4.8)
As discussed in Section 3.4, finding the equivalent on-state resistance of a
diode is slightly tricky because it is dependent on the load current flowing
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Figure 4.6: Simulated output voltage of gate-driven charge pump
through the diode. However, unlike the double charge pump circuit, the
amount of load powered by gate-driven charge pump is fixed. It is therefore
easier to estimate the equivalent resistance of the diode and find the actual
output voltage of the gate-driven charge pump. Moreover, since the gate-
driven charge pump only needs to power one switch or at most two (if half-
bridge gate driver is used), the load current is relatively small. Therefore
the output voltage should not vary significantly with respect to frequency,
regardless of the value difference between RSSL and RFSL.
A gate-driven charge pump is simulated in LTspice. The circuit has an
input voltage of 5 V and a constant current load of 10 mA. There is no
switching ripple across Cfly. The Vout versus fsw plot is shown in Fig. 4.6.
It can be seen that the output voltage does not change a lot over the whole
frequency range, due to the small load current. And it is almost a flat line
for frequency greater than 100 kHz. This means that the gate-driven charge
pump enters FSL at a switching frequency about 100 kHz.
Based on [19], the equivalent output impedance in FSL is equal to the
parasitic resistance of the components inside the converter. If the on-state
resistance of the gate driver is negligible compared to the diodes, all of the
loss will appear as the forward drop of the diodes. So the efficiency of the
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gate-driven charge pump can be estimated as
η = 1− VD1 + VD2
VC3
. (4.9)
Assuming VC3 is 5 V, and the total forward drop across the two diodes is 0.5
V, then the efficiency of the gate-driven charge pump is 90%.
In practice, the voltage ripple across Cfly will help charge the output to a
higher value, as derived in Eqn. 4.2. Furthermore, the efficiency will also be
boosted to
η = 1− VD1 + VD2
VC3 + Vripple
. (4.10)
4.3 Selection of Capacitors and Diodes
Capacitor Cboot has the same voltage rating as Cfly, since they are connected
in parallel assuming zero voltage drop across diode D2. This topology-
dependent capacitor voltage rating can be seen as one of the limitations
of the gate-driven charge pump. Because capacitor size is proportional to
its voltage rating, the size of Cboot might be large if it is used to power a
FCML converter with very high voltage. A high-performance ceramic capac-
itor should be used for its robustness and high energy density. The energy
density comparison of common commercial capacitors can be found in [25].
Based on Eqn. 4.6, the equivalent output impedance of the gate-driven
charge pump is inversely proportional to the capacitance of Cboot at SSL.
However, Fig. 4.6 shows that the circuit enters FSL at approximately 100
kHz, which is a fairly common and slow frequency for FCML converters.
This means that the capacitance is no longer that important to RO as the
equivalent resistance of diodes starts to dominate. Typically a 0.1 µF capac-
itor is large enough for Cboot, based on the power consumption of the gate
drive circuit to be powered. Once the voltage rating of Cboot is decided, we
can then select a 0.1 µF capacitor that has the smallest package. According
to Digikey’s stock information, the highest voltage ratings of TDK’s 0.1 µF
capacitor in 0603, 0805 and 1210 packages are 100 V, 250 V and 630 V,
respectively. The voltage de-rating characteristic of the ceramic capacitor
should also be taken into consideration.
A major benefit of the gate-driven charge pump is that the two diodes only
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need to block the voltage across capacitor C5, which is 5 V in the examples
discussed in this chapter. As a result, a Schottky diode with small footprint
and low forward voltage drop can be used. The typical package of a 10 V
Schottky diode is SOD-323, which has dimensions of 2.7 mm by 1.35 mm.
Notice that for the same package size and same voltage rating, there are two
major types of Schottky diode. One type has smaller forward voltage drop
and larger average rectified current, with the penalty of a few milliamperes of
reverse leakage current. The other type has larger forward drop and smaller
average rectified current, but with only a few microamperes of reverse leakage
current. Experimental results indicate that the first type of diode should
be used, as C5 can be charged to slightly higher value. This means that
the diode’s equivalent on-state resistance in a forward biased situation still
dominates the overall power loss of the gate-driven charge pump.
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CHAPTER 5
COMPLETE POWER SUPPLY SOLUTION
5.1 Gallium Nitride Power Transistor
In the past few years, gallium nitride (GaN) on silicon technology has re-
ceived increased attention from both academe and industry. Because of its
superior material properties, GaN has become a promising alternative to
silicon, as silicon based power device technology approaches maturity and
becomes increasingly expensive to achieve even modest improvements.
The most significant new capabilities enabled by enhancement mode GaN
HEMT (high electron mobility transistor) devices stem from the disruptive
improvement in switching performance and overall device bandwidth. GaN
also has a much higher critical electric field than silicon, which enables this
new class of devices to withstand much greater voltage from drain to source
with much less penalty in on-resistance [26]. Figure. 5.1 [27] compares the
theoretical resistance times die area versus breakdown voltage for silicon,
silicon carbide and GaN. GaN is found to have significantly superior perfor-
mance over silicon. Moreover, the amount of gate charge required to turn on
a GaN is also much less than that of a silicon device with same on-resistance
and voltage rating. Since gate charge is directly proportional to the con-
verter’s switching loss, a GaN device can therefore help reduce the size of
passive components inside the converter by switching mush faster than sil-
icon, without the penalty of switching loss. The figure of merit (FOM) of
a power transistor is defined as the product of RDS(on) and QG. Over the
past several years, silicon cannot even come close to the FOM achieved in
the first generation of GaN produced by EPC [26]. GaN-based power de-
vices are expected to improve rapidly over the next 10 to 20 years, with both
performance improvement and cost reduction.
As GaN is beginning to replace silicon and revolutionize the world of power
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Figure 5.1: Limit of theoretical resistance times die area [27]
electronics, the design of gate drive power supply should also be adjusted and
improved to meet the requirement of GaN switches. Although a GaN HEMT
transistor has completely different structure and conduction mechanism than
a silicon MOSFET, the operating principle is almost the same. A GaN
transistor is controlled by its gate terminal. The transistor is turned on by
applying a positive voltage across the gate-to-source terminals. Since the gate
charge of GaN is much less than silicon’s, the stress on the gate drive circuit
also decreases. Be reminded that the power processed through the proposed
power supply circuit all comes from an external ground power supply, so less
stress on each gate drive circuit will help make the proposed power supply
circuit work for higher level FCML converters, at higher switching frequency.
The following discussion about gate drive power supply design is specifically
tailored for GaN switches.
5.2 Design Considerations
5.2.1 Gate Voltage
The following discussions about GaN switches’ specifications are based on
EPC’s products. According to EPC’s data sheet [28], its GaN switches are
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fully enhanced with a gate-to-source voltage of 4.5 V. Further increase of the
gate voltage will not improve the performance significantly; GaN’s on-state
resistance will stay almost the same, with slightly decrease with respect to
gate voltage. The highest gate voltage GaN can safely work with is 6 V.
The reliability of GaN will drop significantly when the gate voltage is greater
than 6 V [29]. A gate voltage of 7 V will immediately break the device. In
conclusion, the proper gate voltage of an EPC GaN switch is in the range
of 4.5 V to 6 V. To make the switches inside a FCML converter have nearly
the same on-state resistance, the gate voltage difference between all of the
switches should be kept as small as possible.
5.2.2 Half-bridge Gate Driver
A half-bridge gate driver is a single chip that can drive two series connected
switches at the same time. A simplified schematic of a half-bridge gate driver
is shown in Fig. 3.7. The benefit of using half-bridge gate drivers is that they
can cut the number of gate drivers by half. For example, there is a total of
12 switches in a seven-level FCML converter, but only six half-bridge gate
drivers are needed. If single gate drivers are used, the quantity will be 12.
Since half-bridge gate drivers have internal level shifter, and many also have
internal bootstrap diode, not only can space be saved, but also cost might
be lowered when using a half-bridge gate driver over a single gate driver.
Texas Instruments’s LM5113 is a half-bridge gate driver specifically de-
signed for GaN switches. All of the proposed gate driver power supply meth-
ods are implemented on top of LM5113. Alternatively speaking, the goal is to
find methods to properly power all of the LM5113 inside a FCML converter.
The detailed information of LM5113 can be found in [30].
Notice that the input over-voltage protection of LM5113 is at 7 V, which
is too high for EPC’s GaN switches. Since both the cascaded bootstrap and
gate-driven charge pump may overcharge the capacitor to a voltage higher
than its input, a 6 V LDO should be placed in front of the LM5113 to protect
the GaN switch. The LM5113 has an internal diode to provide power for the
high-side switch through the regular bootstrap method. An internal LDO
clamps its voltage to 5.3 V to protect the high-side GaN switch, which means
that even if the cascaded bootstrap method might charge the voltage to a
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higher value, the voltage at the high side of the LM5113 will never exceed
5.3 V. This is one of the disadvantages of using the half-bridge gate driver,
because we lose full control of the circuit. Another disadvantage is that, since
the bootstrap diode is integrated on chip, it has larger forward voltage drop
than a discrete diode with the same voltage rating. Its typical forward drop
is 0.6 V, and it will be larger if a cascaded bootstrap or double charge pump
is used. To decrease the forward voltage drop, a discrete diode with smaller
drop can be paralleled.
5.2.3 Gate Driver Power Consumption
In order to estimate the operating limit of the proposed power supply circuit,
it is important to calculate the power consumed by each switch. The total
power consumption of each switch consists of two parts,
Ptot = Pdriver + Piso, (5.1)
where Pdriver is the power consumed by the gate driver, and Piso is the power
consumed by the digital isolator. A digital isolator is used to level shift the
control signals.
There are also two parts related to Pdriver:
Pdriver = Pstatic + Pdynamic. (5.2)
Pstatic is a fixed amount of power required to keep the gate driver working,
and can be estimated to be
Pstatic = VDDIquiescent, (5.3)
where Iquiescent is the quiescent current of the gate driver. For the half-bridge
gate driver, the Iquiescent for the low-side driver and high-side driver might
be different.
Pdynamic is related to the switching operation of the switch and is frequency
dependent:
Pdynamic = QtotalVDDfsw (5.4)
Qtotal = QGate + (ILKGS + ILKCAP )ton, (5.5)
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where QGate is the total gate charge of the switch, ILKGS is the switch’s
gate-to-source leakage current, and ILKCAP is the capacitor’s leakage current
through the bootstrap diode.
Therefore, the total power required to control a switch will be
Ptot = VDD(Iquiescent +Qtotalfsw) + Piso. (5.6)
Equation. 5.6 should be able to provide a good estimation of the power
consumption related to each switch. The value of the parameters in the
equation can be found from the corresponding data sheets. It is safe to
assume all of the switches in a FCML converter consume the same amount
of power, although they may have slightly different supply voltage VDD.
5.2.4 Operation Limits
Robustness is the top consideration when designing a power supply circuit.
A power supply circuit needs to work properly under all kinds of possible
situations, including start-up, light load, heavy load and shut-down. For this
reason, the design should be based on the worst situations. For example,
as the performance of the cascaded bootstrap depends on the amplitude of
the load current, it is important to make sure the gate drive circuit still has
enough gate voltage (i.e., a minimum 4.5 V gate voltage for GaN) when the
circuit is working under light load or start-up condition. Similarly, even if
the output voltage of the gate-driven charge pump depends on the voltage
ripple across the corresponding flying capacitor, the design should still be
based on the worst condition, in which the output voltage is only the input
voltage minus two diode forward drops. For a half-bridge gate driver whose
low-side switch is powered by a gate-driven charge pump, the high-side switch
is automatically powered by internal bootstrap operation, which means that
approximately 0.5 V will be lost during this process. To make sure the high-
side switch has a minimum 4.5 V gate voltage, the output voltage of the
gate-driven charge pump needs to be greater than 5 V. Assuming the sum of
the two diodes’ forward drops is 0.5 V, the input voltage of the gate-driven
charge pump needs to be greater than 5.5 V. On the opposite side, the highest
possible voltage applied to the gate terminal should not exceed 6 V. Since
cascaded bootstrap, double charge pump and gate-driven charge pump can
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all possibly overcharge output voltage to be greater than input, a 6 V LDO
should be placed in front of the gate driver to regulate the gate voltage.
The key benefit of the gate-driven charge pump is that only one high-side
switch is powered by a corresponding low-side switch, without any additional
loads attached to the high-side gate driver. Since the load of the high-side
gate driver is relatively fixed, its gate voltage is well defined as long as there
is enough voltage at the low-side gate driver. Additionally, the efficiency of
this method is high, usually above 90%. Because of its robustness and high
efficiency, the gate-driven charge pump is the top power-supply choice for
the high-side switches of a FCML converter.
The low-side switches can be powered either by cascaded bootstrap or dou-
ble charge pump. Since the design should be based on the worst situations,
the overcharging effect of cascaded bootstrap should not be taken into ac-
count. As a result, a minimum 0.5 V voltage drop should be expected for
one stage of bootstrap operation. Since the acceptable gate voltage is in the
range of 4.5 V to 6 V, a maximum of three cascaded bootstraps can be used
in a row. Beyond this point, double charge pump should be used to boost the
voltage back to 6 V, before applying cascaded bootstrap operation again. If a
low-side gate driver is also used to power a high-side switch with gate-driven
charge pump, its voltage needs to be greater than 5.5 V. As a result, double
charge pump operation might be needed more frequently.
If a half-bridge gate driver is used, the second bottom switch is powered
by the internal bootstrap diode. This diode has the highest stress inside the
entire power-supply circuit, as it carries the load current for all of the gate
drive circuits above it. As a result, this diode is usually the bottleneck and
the operating limit of the entire gate drive power supply circuit. To decrease
this diode forward drop, a discrete diode can be paralleled with it externally.
Nevertheless, the diode forward drop can still be as high as 0.8 V to 1 V
for a seven-level FCML converter, due to the large number of gate drivers
above it. If this diode drop is too high, and the third bottom switch needs
a minimum 5.5 V to do gate-driven charge pump operation, a double charge
pump should be built at the high-side switch of the very bottom half-bridge
gate driver. Notice that this double charge pump could also be the bottleneck
of the entire power supply circuit. The reason is that it carries almost the
same load current as the bootstrap diode mentioned above, but suffers from
three diode forward drops, two for the didoes inside double charge pump,
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and one for the bootstrap diode after it.
5.3 Solution for Seven-level FCML Buck Converter
The complete gate drive power supply solution for a seven-level FCML con-
verter is a combination of cascaded bootstrap, double charge pump and
gate-driven charge pump. Figure. 5.2 is a simplified schematic showing
the power supply method for each switch inside the converter. The com-
plete schematic of the converter with detailed component implementations is
shown in Fig. 5.3.
Figure 5.2: Power supply methods used in a seven-level FCML converter
A 6 V ground-referenced external power supply is attached to power switch
Q1. Switch Q2 is powered by the bootstrap method. Since the diode forward
drop is high for this stage, and Q3 needs a high voltage to power Q11 through
the gate-driven charge pump, a double charge pump is built at the gate of Q2,
before bootstrapping power to Q3. Since half-bridge gate drivers are used,
Q4 is powered by Q3 with bootstrap. Another double charge pump is built
at the gate of Q4, so that Q5 has enough voltage to do gate-driven charge
pumping to Q9. Since Q5 will have 6 V, three cascaded bootstraps can be
done consecutively. The voltages of Q6, Q7 and Q8 will be 5.5 V, 5 V and 4.5
V respectively. Notice that this is the worst condition ever possible. Their
voltage will be overcharged to higher value, even up to 6 V, thanks to the
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Figure 5.3: Schematic of a seven-level FCML converter with proposed
power supply circuit
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reverse current flowing through their body diode during deadtime. Q10 and
Q12 are powered by Q9 and Q11 through the internal bootstrap diode inside
the half-bridge gate drivers.
The efficiency of the overall power-supply circuit can be calculated as fol-
lows:
η7level =
12 · PGate∑12
i=1 Psupply,i
, (5.7)
where PGate is the actual power consumed by the gate driver of each switch,
and can be calculated with Eqn. 5.6. On the other side, Psupply,i is the input
power to the ith gate drive circuit. It is different for every gate drive circuit,
due to the use of different power supply methods. Psupply,i can be easily
calculated based on the power flow chart shown in Fig. 5.2. For example, the
power supply of switch Q11 undergoes one bootstrap operation, one double
charge pump operation and one gate-driven charge pump operation, so
Psupply,11 = PGate/(ηA · ηB · ηC). (5.8)
Assuming the diode forward drop in bootstrap operation is always 0.6 V,
with a input voltage of 6 V, then ηA = 90%. If the double charge pump
has a input voltage of 5 V, and the output voltage is finally regulated to 6
V after bootstrap diode and LDO, then ηB = 60%. Since the diodes in the
gate-driven charge pump are small, the sum of the two forward drops could
be as low as 0.5 V, then ηC = 91.7%.
The overall efficiency of the power supply circuit η7level is therefore calcu-
lated to be about 36%, based on Eqn. 5.7 and the estimated value of ηA, ηB
and ηC . Although this is not high efficiency, it is still 9 percentage points
higher than the isolated DC/DC solution provided by ADI [9].
The efficiency of the power supply circuit can be improved by reducing
the number of double charge pumps. An alternative power supply solution
for a seven-level FCML converter is shown in Fig. 5.4. Instead of powering
switch Q3 with the double charge pump built at the gate of Q2, Q3 is directly
powered by the ground power supply through the red diode highlighted in the
plot. Assuming the diode’s forward voltage drop is 0.5 V, capacitor C3 will be
charged to 5.5 V, which is high enough to serve as the input of the gate-driven
charge pump for high-side switches, as well as doing bootstrap operation to
C4. However, the disadvantage of this solution is that the charging process
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of C3 requires Q1 and Q2 to be turned on at the same time. As discussed
in Section 2.1.2, Q2 has the same switching pattern as Q1, but has a phase
shift of 360
◦
N−1 , where N = 7 in this case. To make sure the two switches
are both turned on for some time, their duty-ratios have to be greater than
16.7%. This indicates that the theoretical maximum conversion ratio cannot
be higher than 83.3%, which limits the operating range of the converter.
Figure 5.4: A way to improve the efficiency of the power supply circuit
5.4 Solution for Four-level FCML Buck Converter
The complete gate drive power-supply solution for a four-level FCML con-
verter is a combination of cascaded bootstrap and gate-driven charge pump.
Since it only has six switches in total, double charge pump operation is not
necessary. Figure. 5.5 shows the power supply method for each of the switches
inside the converter. The complete schematic of the converter with the power
supply circuit built around gate driver LM5113 is shown in Fig. 5.6.
Switch Q1 is powered by a 6 V ground-referenced power supply. Since the
load of all the gate drive circuits is much smaller than that of a seven-level
converter, the forward voltage drop on each diode will also be smaller. If
discrete external diodes are used, the drop of each diode can be as small as
0.4 V (for 100 V rating Schottky diode). As a result, switches Q2, Q3 and
Q4 can be simply powered by cascaded bootstrap. Their gate voltages in the
worst case will be 5.6 V, 5.2 V and 4.8 V, respectively. These voltages will
be charged to higher values as load current increases. Switch Q5 is powered
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by the gate-driven charge pump method, and Q6 is powered by the internal
bootstrap diode of the half-bridge gate driver. The efficiency of the overall
power supply circuit can also be calculated with Eqn. 5.7. Assuming ηA and
ηC stay the same, the overall efficiency will be 79.4%. In comparison with
the efficiency of a seven-level FCML converter, this large improvement owes
to the absence of a double charge pump. This result emphasizes that the
use of a double charge pump should be avoided whenever possible, as it will
significantly degrade the efficiency of the power supply circuit.
Figure 5.5: Power supply methods used in a four-level FCML converter
Figure 5.6: Schematic of a four-level FCML converter with proposed power
supply circuit
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5.5 Migration to Other Converter Topologies
It turns out that the gate-driven charge pump method can also be applied to
other SC converter topologies, as long as there is a flying capacitor connected
in between two switches. Recently, the Dickson SC converters have received
increased attention as new control techniques have been developed to further
improve their efficiency and energy density [31, 32]. Some of the state-of-
the-art Dickson SC converter designs have shown the superior performance
of the topology in many different applications [33, 34, 35]. Interestingly, the
proposed power supply circuit can also be used to power a Dickson SC con-
verter as shown in Fig. 5.7, and help further improve its conversion efficiency
and energy density. Since capacitor Cfly1 is connected between the source of
Q4 and source of Q7, the gate-driven charge pump method can be used to
power Q7 from Q4. Switches Q5 and Q6 can be powered by the cascaded
bootstrap method. Since the half-bridge gate driver of Q1 and Q4 also needs
to power the gate-driven charge pump, the gate driver of Q2 and Q3 should
be used for cascaded bootstrap. This will help balance the load of the two
bottom half-bridge gate drivers.
If there is a converter topology like a FCML converter, which has a string of
switches connected in series, an easy and robust power supply solution based
on bootstrapping can be applied. The prerequisite is that each switch has its
own single gate driver, like the design in [36]. Then we can apply a higher
input voltage at the ground-referenced power supply, and do bootstrapping
again and again for the upper switches, through external bootstrap diodes.
The work in [37] introduces a method to build an auxiliary supply by divert-
ing power from the FCML converter itself. A LDO should be connected in
front of each gate driver to regulate the voltage to the desired value. For the
example shown in Fig. 5.8, 10 V is applied at the ground power supply. Sup-
posing the forward drop of each bootstrap diode is 0.5 V, the voltage at the
input of Q2’s LDO will be 9.5 V. And it will be 9 V and 8.5 V for Q3 and Q4.
Supposing the desired gate voltage is 5 V, then ideally this method can be
used to power 11 switches in a row. The efficiency of the whole power-supply
circuit is 50%, which is 14% higher than the method discussed in Section 5.3.
The trade-off is that not only is the number of gate drivers doubled, but so
are the numbers of level-shifters and LDOs. This will increase the cost and
size of the whole circuit.
68
Figure 5.7: Schematic of a Dickson SC converter with power-supply circuit
Figure 5.8: An alternative method to power a string of series connected
switches
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CHAPTER 6
EXPERIMENTAL RESULTS
6.1 Seven-level FCML Buck Converter
A seven-level FCML buck converter prototype has been designed and built
to demonstrate the correct functionality of the proposed gate drive power
supply circuit. The top, side and bottom views of the prototype are shown
in Fig. 6.1. A component listing of the prototype is in Table. 6.1. The size
of converter’s power stage is same as that in [38], which is a state-of-the-art
Google little box finalist design with a power density of 216 W/in3. However,
the difference is that the six isolated DC/DC power supplies used in [38]
are replaced by the proposed new power supply circuit, which is successfully
built around the GaN switches and gate drivers, and therefore occupies much
less space. As a result, an estimate of 50% converter overall size reduction
is achieved, with the capability to output the same amount of power with
equal or better efficiency.
Table 6.1: Main Component List for 7-level FCML Converter
Component Part number Parameters
GaN switches EPC 2016C 100 V, 12 mΩ
Gate driver Texas Instruments LM5113 100 V half-bridge
Linear regulator Texas Instrument TPS70960 6 V, 0.15 A
Bootstrap diode Diodes Incorporated BAT46W 100 V Schottky
Charge pump diode NXP Semiconductors PMEG1020EA 10 V Schottky
Flying capacitors TDK C5750X6S2W225K250KA x3 2.2 µF, 450 V
Inductor Vishay IHLP6767DZ11 10 µH, 12 A
Digital isolator Silicon Labs Si8423
Microcontroller Texas Instrument TMS320F2837xD
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Figure 6.1: Prototype of a seven-level FCML buck converter
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Figure 6.2: Prototype with updated switching cells
The first version of the prototype did not work very well as only cascaded
bootstrap and gate-driven charge pump methods were used. The cascaded
bootstrap method did not work during start-up as there was no load current
flowing through the body diode of switches. Because of the forward drop of
bootstrap diodes, the gate voltage of switches just continued to decrease one
by one, from bottom to top. As a result, the switches next to the switching
node failed to turn on due to insufficient gate voltage. To help the prototype
start up successfully, a minimum load is required at output. However, this
solution is undesirable as it will degrade the efficiency at light load, and
many practical applications require the converter to start up with output
open-circuited.
To enable the converter to start up without any dummy load, a second
prototype was made with the addition of a double charge pump. Its photo-
graph is shown in Fig. 6.2. Thanks to the modular PCB design, the major
green board did not need to be modified. All of the changes can be done on
the small daughter board. To highlight the difference, the second version of
the daughter board is colored in blue. A daughter board contains two pairs
of half-bridge modules. Each half-bridge module contains one LM5113 gate
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driver, two EPC GaN switches, and a customized power supply circuit. The
benefit of using a daughter board is that different power supply circuit com-
binations can be easily tried out by swapping the daughter boards, without
the need to solder a complete new board.
The gate drive power supply voltage of the second version of the prototype
is listed in Table. 6.2. The voltages of capacitors C3 and C5 are always at
about 6 V, thanks to the use of the double charge pump and 6 V LDO. It can
be seen that most of the gate drive power supply capacitors have a voltage
greater than 5 V during start-up, at which there is no input power. Capacitor
C8 has a lowest voltage of 4.63 V. This is expected because capacitors C6 to
C8 are all powered by C5 with cascaded bootstrap method, which will make
the corresponding capacitor voltage proportional to load current. However,
C8 should not be worried about since a voltage of 4.63 V is still more than
enough to fully enhance a GaN switch.
Table 6.2: Gate Driver Power Supply Voltage of 7-Level FCML Converter
Capacitor No Vin Iload = 1 A Iload = 2 A Iload = 3.5 A Iload = 5 A
C1 5.98 V 5.98 V 5.97 V 5.96 V 5.95 V
C2 5.12 V 5.22 V 5.19 V 5.22 V 5.25 V
C3 6.01 V 6.03 V 6.03 V 6.05 V 6.06 V
C4 5.26 V 5.30 V 5.29 V 5.32 V 5.32 V
C5 6.01 V 6.04 V 6.06 V 6.10 V 6.12 V
C6 5.27 V 5.31 V 5.33 V 5.37 V 5.40 V
C7 4.89 V 5.43 V 5.75 V 5.90 V 6.07 V
C8 4.63 V 5.14 V 5.45 V 5.60 V 5.73 V
C9 5.51 V 5.40 V 5.47 V 5.70 V 5.97 V
C10 5.24 V 5.12 V 5.15 V 5.40 V 5.65 V
C11 5.45 V 5.29 V 5.40 V 5.67 V 5.79 V
C12 5.19 V 5.02 V 5.13 V 5.39 V 5.48 V
As load current increases, the voltages of C6 to C8 increase significantly
thanks to the unique feature of cascaded bootstrap. C7 has the highest volt-
age increment, which agrees with the prediction in Section 3.2. Capacitors
C9 and C11 are powered by gate-driven charge pumps, and their voltages
also increase with respect to load current, as the voltage ripple on the flying
capacitor is proportional to load current. Notice that the reason the voltage
of capacitor C9 is greater than that of C11 is that the Cboot in its gate-driven
charge pump has larger capacitance. This is because given the same foot-
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print, the capacitance is inversely proportional to its voltage rating. This
result suggests that a larger capacitor should be used for Cboot whenever
possible, as it will increase the output voltage of gate-driven charge pump.
With the proper gate voltages provided by the proposed power supply
circuit, the overall operation performance of the prototype was satisfied. The
waveforms of the double charge pump and gate-driven charge pump were
captured and are shown in Fig. 6.3 to Fig. 6.5. The voltage at the switching
node is shown in Fig. 6.6. Notice that the voltages on flying capacitors
become unbalance as load current increases. Although the reason behind it
is still unknown, it is unlikely to be related to the power supply circuit, as
all the switches are fully enhanced, and the gate voltage difference becomes
smaller when current increases. In order to protect the prototype, it was
only tested up to 300 W, with input voltage of 250 V and duty ratio of 40%,
at a switching frequency of 140 kHz. The conversion efficiency was above
98%. The thermal camera showed that the hottest components were the
GaN switches, with a temperature of 70 ◦C. Since a GaN switch can safely
operate up to about 125 ◦C, the converter was still capable to output higher
power, even without any heatsink installed. Nevertheless, I decided not to
push to higher power before the flying capacitor unbalance problem is solved.
Figure 6.3: Measured double charge pump operation (Part 1)
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Figure 6.4: Measured double charge pump operation (Part 2)
Figure 6.5: Measured gate-driven charge pump operation
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Figure 6.6: Measured voltage at switching node
6.2 Four-level FCML Buck Converter
A four-level FCML buck converter prototype has also been designed and
built. Since it has fewer switches than a seven-level FCML converter, only
cascaded bootstrap and gate-driven charge pump methods were used. In or-
der to compare the performance of the proposed power supply circuit with
the state-of-the art isolated DC/DC solution, three isolated DC/DC convert-
ers were also built onto the board. The photograph of the prototype is shown
in Fig. 6.7.
Controlled by jumper resistors, the gate drive circuit can be powered either
by the proposed power supply circuit or the isolated DC/DC converters.
Experimental results indicate that the converter can operate properly with
both methods. The external power supply showed that the isolated DC/DC
converters consumed a current of 58 mA, while the proposed method only
drained 17.6 mA. Assuming the efficiency of the isolated DC/DC converter
is about 27% as stated in the data sheet [9], the efficiency of the proposed
power supply circuit will be about 90%. Furthermore, the isolated DC/DC
converters take a great portion of the overall space, as the red rectangles
shown in Fig. 6.8. The size of the converter can be greatly reduced by using
the proposed power supply circuit. More encouragingly, by comparing the
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component selling price at Digikey, it is found that the proposed circuit could
achieve more than 90% cost reduction, by replacing two expensive chips with
only three diodes and one capacitor. Table. 6.3 compares the performance
of the two power supply circuits.
Table 6.3: Comparison with the State-of-the-Art Solution
Isolated DC/DC Converter Proposed Method
Parts count 2 chips and 16 res/cap 3 diodes and 1 cap
Size > 112 mm2 10− 40 mm2
Efficiency ∼ 27% ∼ 90%
Cost $5.70 $0.40
Figure 6.7: Prototype powered by isolated DC/DC converter
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Figure 6.8: Prototype powered by proposed methods
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CHAPTER 7
CONCLUSIONS AND FUTURE WORK
This work presented a novel power supply circuit for gate driver of FCML
converters. The proposed power supply circuit utilizes three different meth-
ods that are developed based on the unique structure of the FCML converter.
The cascaded bootstrap method can expand bootstrap operation to a string
of switches by taking advantage of the reverse current flowing through the
body diode of the power switch during deadtime. A double charge pump can
be employed at the gate terminal of a power switch, so that a voltage twice
that of the desired gate voltage can be generated, and bootstrap operation
can continue without the concern of bootstrap diodes forward drop. The
gate-driven charge pump is able to level shift the gate drive power from a
low-side switch to a high-side switch, with the help of the constant voltage
difference created by the flying capacitor. All of these methods have simple
structures and can be implemented with diodes and capacitors only. Equiv-
alent circuit models were also created to analyze the performance and limits
of the methods.
To accommodate the fast development of wide-bandgap GaN technology,
a complete gate drive power supply solution tailored for GaN transistor was
proposed with detailed design considerations. Prototypes of seven-level and
four-level FCML buck converters with GaN switches were successfully built
and tested to prove the correct functionality of the proposed methods. Ex-
perimental results indicated that the proposed power supply circuit is more
efficient and compact than the traditional isolated DC/DC solution, with
significantly reduced component cost.
Future work on this topic involves optimizing the power supply circuit by
choosing better diodes and having a smarter combination of the three differ-
ent powering methods. The goal of this optimization is to further improve
the efficiency of the power supply circuit and reduce the gate voltage differ-
ence between different switches. Another area that would be interesting to
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investigate would be testing the applicability of the proposed power supply
circuit in more different converter topologies, such as FCML boost convert-
ers, Dickson SC converters and FCML inverters with very large number of
levels like the one in [39]. Moreover, the design and creation of an easy-to-
use power module with power supply circuit co-packaged with power switch
and gate driver would be of interest to many power electronics engineers, as
it could significantly simplify the design of the FCML converter for many
different applications. The ultimate goal of this topic is to replace the diodes
with properly controlled MOSFETs, so that the whole power supply circuit
could be easily implemented in an integrated circuit. It would be very bene-
ficial for the wide commercial use of FCML converters if gate driver and its
floating power supply could be built into one compact chip.
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